Part Number Hot Search : 
12106 FM25C020 DIP05 M5231 TED2422 AD7920 LM258 DWP21
Product Description
Full Text Search
 

To Download MX27C2100PC-90 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 MX27C2100/27C2048
2M-BIT [256Kx8/128x16] CMOS EPROM
FEATURES
* 128K x 16 organization(MX27C2048, JEDEC pin out) * 256K x 8 or 128K x 16 organization(MX27C2100,
ROM pin out compatible)
* +12.5V programming voltage * Fast access time: 55/70/90/120/150 ns * Totally static operation
GENERAL DESCRIPTION
The MX27C2100/2048 is a 5V only, 2M-bit, One Time Programmable Read Only Memory. It is organized as 128K words by 16 bits per word(MX27C2048), 256K x 8 or 128K x 16(MX27C2100), operates from a single + 5 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For
* * * *
Completely TTL compatible Operating current: 40mA Standby current: 100uA Package type: - 40 pin plastic DIP - 44 pin PLCC(MX27C2048)
programming outside from the system, existing EPROM programmers may be used. The MX27C2100/2048 supports a intelligent fast programming algorithm which can result in programming times of less than one minute. This EPROM is packaged in industry standard 40 pin dual-in-line package and 44 lead PLCC package.
PIN CONFIGURATIONS
PDIP(MX27C2048)
VPP CE Q15 Q14 Q13 Q12 Q11 Q10 Q9 Q8 GND Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 OE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 VCC PGM A16 A15 A14 A13 A12 A11 A10 A9 GND A8 A7 A6 A5 A4 A3 A2 A1 A0
PLCC(MX27C2048)
PGM VCC VPP Q13 Q14 Q15 A16 A15 A14 NC CE
Q12 Q11 Q10 Q9 Q8 GND NC Q7 Q6 Q5 Q4
7
6
1 44
40 39
A13 A12 A11 A10 A9
MX27C2048
12
MX27C2048
34
GND NC A8 A7 A6
17 18
Q3 Q2 Q1 Q0 OE
23
NC A0 A1 A2 A3
29 28
A4
A5
PIN DESCRIPTION(MX27C2048)
SYMBOL A0~A16 Q0~Q15 CE OE PGM VPP VCC GND PIN NAME Address Input Data Input/Output Chip Enable Input Output Enable Input Program Enable Input Program Supply Voltage Power Supply Pin (+5V) Ground Pin
BLOCK DIAGRAM (MX27C2048)
CE PGM OE CONTROL LOGIC OUTPUT BUFFERS Q0~Q15
A0~A16 ADDRESS INPUTS
. . . . . . . .
Y-DECODER
X-DECODER
. . . . . . . .
Y-SELECT
2M BIT CELL MAXTRIX
VCC VSS
VPP
P/N: PM0158
REV. 4.5, JAN. 14, 2003
1
MX27C2100/27C2048
PIN CONFIGURATIONS
PDIP(MX27C2100)
NC A7 A6 A5 A4 A3 A2 A1 A0 CE GND OE Q0 Q8 Q1 Q9 Q2 Q10 Q3 Q11 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 A8 A9 A10 A11 A12 A13 A14 A15 A16 BYTE/VPP GND Q15/A-1 Q7 Q14 Q6 Q13 Q5 Q12 Q4 VCC
BLOCK DIAGRAM (MX27C2100)
CE OE BYTE/VPP
CONTROL LOGIC
OUTPUT BUFFERS
Q0~Q14 Q15/A-1
. . . A0~A16 ADDRESS INPUTS . . . . . VCC GND
Y-DECODER
MX27C2100
. . . .
Y-SELECT
X-DECODER
. . . .
2M BIT CELL MAXTRIX
PIN DESCRIPTION(MX27C2100)
SYMBOL A0~A16 Q0~Q14 CE OE BYTE/VPP PIN NAME Address Input Data Input/Output Chip Enable Input Output Enable Input Word/Byte Selection /Program Supply Voltage Q15/A-1 VCC GND Q15(Word mode)/LSB addr. (Byte mode) Power Supply Pin (+5V) Ground Pin
TRUTH TABLE OF BYTE FUNCTION(MX27C2100)
BYTE MODE(BYTE = GND)
CE H L L OE X H L Q15/A-1 X X A-1 input MODE Non selected Non selected Selected Q0-Q7 High Z High Z DOUT SUPPLY CURRENT Standby(ICC2) Operating(ICC1) Operating(ICC1)
WORD MODE(BYTE = VCC)
CE H L L NOTE : X = H or L
P/N: PM0158 REV. 4.5, JAN. 14, 2003
OE X H L
Q15/A-1 High Z High Z DOUT
MODE Non selected Non selected Selected
Q0-Q14 High Z High Z DOUT
SUPPLY CURRENT Standby(ICC2) Operating(ICC1) Operating(ICC1)
2
MX27C2100/27C2048
FUNCTIONAL DESCRIPTION
THE PROGRAMMING OF THE MX27C2100/2048 When the MX27C2100/2048 is delivered, or it is erased, the chip has all 2M bits in the "ONE", or HIGH state. "ZEROs" are loaded into the MX27C2100/2048 through the procedure of programming. For programming, the data to be programmed is applied with 16 bits in parallel to the data pins. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP. When programming an MXIC EPROM, a 0.1uF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device. AUTO IDENTIFY MODE The auto identify mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and device type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25C 5C ambient temperature range that is required when programming the MX27C2100/2048. To activate this mode, the programming equipment must force 12.0 0.5 V on address line A9 of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode. Byte 0 ( A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX27C2100/2048, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (Q15) defined as the parity bit. VIL(for MX27C2048), OE at VIL, CE at VIH(for MX27C2100) and VPP at its programming voltage.
FAST PROGRAMMING The device is set up in the fast programming mode when the programming voltage VPP = 12.75V is applied, with VCC = 6.25 V and PGM = VIL(or OE = VIH) (Algorithm is shown in Figure 1). The programming is achieved by applying a single TTL low level 100us pulse to the PGM input after addresses and data line are stable. If the data is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed, the data in all address is verified at VCC = VPP = 5V 10%.
READ MODE The MX27C2100/2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from CE to output (tCE). Data is available at the outputs tOE after the falling edge of OE's, assuming that CE has been LOW and addresses have been stable for at least tACC - t OE.
PROGRAM INHIBIT MODE Programming of multiple MX27C2100/2048's in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for CE and OE, all like inputs of the parallel MX27C2100/2048 may be common. A TTL low-level program pulse applied to an MX27C2100/2048 CE input with VPP = 12.5 0.5 V will program the MX27C2100/2048. A high-level CE input inhibits the other MX27C2100/2048s from being programmed.
WORD-WIDE MODE PROGRAM VERIFY MODE Verification should be performed on the programmed bits to determine that they were correctly programmed. The verification should be performed with OE and CE at With BYTE/VPP at VCC 0.2V outputs Q0-7 present data Q0-7 and outputs Q8-15 present data Q8-15, after CE and OE are appropriately enabled.
P/N: PM0158
REV. 4.5, JAN. 14, 2003
3
MX27C2100/27C2048
BYTE-WIDE MODE With BYTE/VPP at GND 0.2V, outputs Q8-15 are tristated. If Q15/A-1 = VIH, outputs Q0-7 present data bits Q8-15. If Q15/A-1 = VIL, outputs Q0-7 present data bits Q0-7. The location of the capacitor should be close to where the power supply is connected to the array.
STANDBY MODE The MX27C2100/2048 has a CMOS standby mode which reduces the maximum VCC current to 100 uA. It is placed in CMOS standby when CE is at VCC 0.3 V. The MX27C2100/2048 also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA. It is placed in TTL-standby when CE is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.
TWO-LINE OUTPUT CONTROL FUNCTION To accommodate multiple memory connections, a twoline control function is provided to allow for: 1. Low memory power dissipation, 2. Assurance that output bus contention will not occur. It is recommended that CE be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.
SYSTEM CONSIDERATIONS During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 uF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 uF bulk electrolytic capacitor should be used between VCC and GND for each eight devices.
P/N: PM0158 REV. 4.5, JAN. 14, 2003
4
MX27C2100/27C2048
MODE SELECT TABLE (MX27C2048)
PINS MODE Read Output Disable Standby (TTL) Standby (CMOS) Program Program Verify Program Inhibit Manufacturer Code(3) Device Code(3) CE VIL VIL VIH VCC0.3V VIL VIL VIH VIL VIL OE VIL VIH X X VIH VIL X VIL VIL PGM VIH VIH X X VIL VIH X X X A0 X X X X X X X VIL VIH A9 X X X X X X X VH VH VPP VCC VCC VCC VCC VPP VPP VPP VCC VCC OUTPUTS DOUT High Z High Z High Z DIN DOUT High Z 00C2H 0122H
NOTES: 1. VH = 12.0 V 0.5 V 2. X = Either VIH or VIL
3. A1 - A8 = A10 - A16 = VIL(For auto select) 4. See DC Programming Characteristics for VPP voltage during programming.
MODE SELECT TABLE (MX27C2100)
BYTE/ MODE Read (Word) Read (Upper Byte) Read (Lower Byte) Output Disable Standby Program Program Verify Program Inhibit Manufacturer Code(3) Device Code(3) CE VIL VIL VIL VIL VIH VIL VIH VIH VIL VIL OE VIL VIL VIL VIH X VIH VIL VIH VIL VIL A9 X X X X X X X X VH VH A0 X X X X X X X X VIL VIH Q15/A-1 Q15 Out VIH VIL High Z High Z Q15 In Q15 Out High Z 0B 0B VPP(5) VCC GND GND X X VPP VPP VPP VCC VCC Q8-14 Q8-14 Out High Z High Z High Z High Z Q8-14 In Q8-14 Out High Z 00H 01H Q0-7 Q0-7 Out Q8-15 Out Q0-7 Out High Z High Z Q0-7 In Q0-7 Out High Z C2H 8AH
NOTES: 1. VH = 12.0V 0.5V 2. X = Either VIH or VIL. 3. A1 - A8, A10 - A16 = VIL(For auto select)
4. See DC Programming Characteristics for VPP voltages. 5. BYTE/VPP is intended for operation under DC Voltage conditions only.
P/N: PM0158
REV. 4.5, JAN. 14, 2003
5
MX27C2100/27C2048
FIGURE 1. FAST PROGRAMMING FLOW CHART
START
ADDRESS = FIRST LOCATION
VCC = 6.25V VPP = 12.75V X=0
PROGRAM ONE 50us PULSE
INTERACTIVE SECTION
INCREMENT X
YES X = 25?
NO
FAIL
VERIFY BYTE
?
PASS NO INCREMENT ADDRESS LAST ADDRESS FAIL YES
VCC = VPP = 5.25V
VERIFY SECTION
VERIFY ALL BYTES ?
FAIL
DEVICE FAILED
PASS DEVICE PASSED
P/N: PM0158
REV. 4.5, JAN. 14, 2003
6
MX27C2100/27C2048
SWITCHING TEST CIRCUITS
DEVICE UNDER TEST
1.8K ohm +5V
CL 6.2K ohm
DIODES = IN3064 OR EQUIVALENT
CL = 100 pF including jig capacitance (30pF for MX27C2100/2048-70 and MX27C2048-55)
SWITCHING TEST WAVEFORMS
2.0V
AC driving levels
2.0V TEST POINTS 0.8V OUTPUT
0.8V INPUT
AC TESTING: AC driving levels are 3.0V/0V. Input pulse rise and fall times are < 10ns.
AC driving levels
1.5V
TEST POINTS OUTPUT
1.5V
INPUT
AC TESTING: (1) AC driving levels are 3.0V/0V for commercial grade. Input pulse rise and fall times are < 10ns. (2) For MX27C2100/2048-70 and MX27C2048-55.
P/N: PM0158
REV. 4.5, JAN. 14, 2003
7
MX27C2100/27C2048
ABSOLUTE MAXIMUM RATINGS
RATING Ambient Operating Temperature Storage Temperature Applied Input Voltage Applied Output Voltage VCC to Ground Potential A9 & Vpp VALUE 0oC to 70oC -65oC to 125oC -0.5V to 7.0V -0.5V to VCC + 0.5V -0.5V to 7.0V -0.5V to 13.5V NOTICE: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability. NOTICE: Specifications contained within the following tables are subject to change.
DC/AC Operating Conditions for Read Operation
MX27C2048 -55 Operating Temperature Vcc Power Supply Commercial 0C to 70C 5V 10% -70 0 to 70 C C 5V 10% MX27C2100/2048 -90 0C to 70C 5V 10% -12 0 to 70C C 5V 10% -15 0 to 70 C C 5V 10%
DC CHARACTERISTICS
SYMBOL VOH VOL VIH VIL ILI ILO ICC3 ICC2 ICC1 IPP PARAMETER Output High Voltage Output Low Voltage Input High Voltage Input Low Voltage Input Leakage Current Output Leakage Current VCC Power-Down Current VCC Standby Current VCC Active Current VPP Supply Current Read 2.0 -0.3 -10 -10 MIN. 2.4 0.4 VCC + 0.5 0.8 10 10 100 1.5 40 10 MAX. UNIT V V V V uA uA uA mA mA uA VIN = 0 to 5.5V VOUT = 0 to 5.5V CE = VCC 0.3V CE = VIH CE = VIL, f=5MHz, Iout = 0mA CE = OE = VIL, VPP = 5.5V CONDITIONS IOH = -0.4mA IOL = 2.1mA
CAPACITANCE TA = 25oC, f = 1.0 MHz (Sampled only)
SYMBOL CIN COUT CVPP PARAMETER Input Capacitance Output Capacitance VPP Capacitance TYP. 8 8 18 MAX. 12 12 25 UNIT pF pF pF CONDITIONS VIN = 0V VOUT = 0V VPP = 0V
P/N: PM0158
REV. 4.5, JAN. 14, 2003
8
MX27C2100/27C2048
AC CHARACTERISTICS
2100/2048-55 SYMBOL tACC tCE tOE tDF PARAMETER Address to Output Delay Chip Enable to Output Delay Output Enable to Output Delay OE High to Output Float, or CE High to Output Float tOH Output Hold from Address, CE or OE which ever occurred first 0 0 0 ns 0 MIN. MAX. 55 55 30 15 0 2100/2048-70 MIN. MAX. 70 70 30 15 0 2100/2048-90 MIN. MAX. 90 90 40 25 UNIT ns ns ns ns CONDITIONS CE = OE = VIL OE = VIL CE = VIL
AC CHARACTERISTICS
2100/2048-12 SYMBOL PARAMETER tACC tCE tOE tDF Address to Output Delay Chip Enable to Output Delay Output Enable to Output Delay OE High to Output Float, or CE High to Output Float tOH Output Hold from Address, CE or OE which ever occurred first 0 0 ns 0 MIN. MAX. 120 120 50 35 0 2100/2048-15 MIN. MAX. 150 150 65 50 UNIT ns ns ns ns CONDITIONS CE = OE = VIL OE = VIL CE = VIL
AC CHARACTERISTICS
27C2100-70 SYMBOL PARAMETER tBHA tOHB tBHZ tBLZ BYTE Access Time BYTE Output Hold Time BYTE Output Delay Time BYTE Output Set Time 10 0 70 10 MIN. MAX. 70 0 70 10 27C2100-90 MIN. MAX. 90 0 70 10 27C2100-12 MIN. MAX. 120 0 70 27C2100-15 MIN. MAX. 150 UNIT ns ns ns ns
P/N: PM0158
REV. 4.5, JAN. 14, 2003
9
MX27C2100/27C2048
DC PROGRAMMING CHARACTERISTICS TA = 25oC 5C
SYMBOL VOH VOL VIH VIL ILI VH ICC3 IPP2 VCC1 VPP1 PARAMETER Output High Voltage Output Low Voltage Input High Voltage Input Low Voltage Input Leakage Current A9 Auto Select Voltage VCC Supply Current (Program & Verify) VPP Supply Current(Program) Fast Programming Supply Voltage Fast Programming Voltage 6.00 12.5 2.0 -0.3 -10 11.5 MIN. 2.4 0.4 VCC + 0.5 0.8 10 12.5 50 30 6.50 13.0 MAX. UNIT V V V V uA V mA mA V V CE = VIL, OE = VIH VIN = 0 to 5.5V CONDITIONS IOH = -0.40mA IOL = 2.1mA
AC PROGRAMMING CHARACTERISTICS TA = 25oC 5C
SYMBOL tAS tOES tDS tAH tDH tDFP tVPS tPW tVCS tCES tOE PARAMETER Address Setup Time OE Setup Time Data Setup Time Address Hold Time Data Hold Time Out put Enable to Output Float Delay VPP Setup Time PGM Program Pulse Width VCC Setup Time CE Setup Time Data valid from OE MIN. 2.0 2.0 2.0 0 2.0 0 2.0 95 2.0 2.0 150 105 130 MAX. UNIT us us us us us ns us us us us ns CONDITIONS
P/N: PM0158
REV. 4.5, JAN. 14, 2003
10
MX27C2100/27C2048
WAVEFORMS(MX27C2048)
READ CYCLE (WORD MODE)
ADDRESS INPUTS
tACC
DATA ADDRESS
CE
tCE
OE
tDF
DATA OUT
tOE
VALID DATA
tOH
FAST PROGRAMMING ALGORITHM WAVEFORM
PROGRAM VIH
PROGRAM VERIFY
Addresses
VIL
tAS
Hi-z DATA IN STABLE DATA OUT VALID
tAH
DATA
tDS VPP1
tDH
tDFP
VPP
VCC tVPS VCC1
VCC
tVCS VCC VIH
CE
VIL tCES VIH
PGM
VIL tPW VIH tOES tOE Max
OE
VIL
P/N: PM0158
REV. 4.5, JAN. 14, 2003
11
MX27C2100/27C2048
WAVEFORMS(MX27C2100)
READ CYCLE (BYTE MODE)
A-1
HIGH-Z
HIGH-Z
tACC
tOH
BYTE/VPP
Q0-Q7
VALID DATA
tBHA tOHB
VALID DATA
Q15-Q8
tBHZ tBLZ
VALID DATA
FAST PROGRAMMING ALGORITHM WAVEFORM
PROGRAM VIH
VERIFY
Addresses
VIL
VALID ADDRESS
tAH tAS
DATA
tDS VPP1
DATA SET
tDH
DATA OUT VALID
tDFP
BYTE/VPP
VCC tVPS VCC1
VCC
VCC VIH
tVCS
CE
VIL tPW VIH tOES tOE
OE
VIL
P/N: PM0158
REV. 4.5, JAN. 14, 2003
12
MX27C2100/27C2048
ORDERING INFORMATION
PLASTIC PACKAGE
PART NO. ACCESS TIME (ns) MX27C2100PC-70 MX27C2100PC-90 MX27C2100PC-12 MX27C2100PC-15 MX27C2048PC-55 MX27C2048PC-70 MX27C2048PC-90 MX27C2048PC-12 MX27C2048PC-15 MX27C2048QC-55 MX27C2048QC-70 MX27C2048QC-90 MX27C2048QC-12 MX27C2048QC-15 70 90 120 150 55 70 90 120 150 55 70 90 120 150 OPERATING CURRENT MAX.(mA) 40 40 40 40 40 40 40 40 40 40 40 40 40 40 STANDBY CURRENT MAX.(uA) 100 100 100 100 100 100 100 100 100 100 100 100 100 100 40 Pin DIP(ROM pin out) 40 Pin DIP(ROM pin out) 40 Pin DIP(ROM pin out) 40 Pin DIP(ROM pin out) 40 Pin DIP(JEDEC pin out) 40 Pin DIP(JEDEC pin out) 40 Pin DIP(JEDEC pin out) 40 Pin DIP(JEDEC pin out) 40 Pin DIP(JEDEC pin out) 44 Pin PLCC 44 Pin PLCC 44 Pin PLCC 44 Pin PLCC 44 Pin PLCC PACKAGE
P/N: PM0158
REV. 4.5, JAN. 14, 2003
13
MX27C2100/27C2048
PACKAGE INFORMATION
P/N: PM0158
REV. 4.5, JAN. 14, 2003
14
MX27C2100/27C2048
P/N: PM0158
REV. 4.5, JAN. 14, 2003
15
MX27C2100/27C2048
REVISION HISTORY
Revision No. Description 3.0 SWITCHING TEST WAVEFORMS: For 90/120/150ns, the AC driving level are revised from 2.4V/0.4V to 3.0V/0V. 4.0 1)Eliminate Interactive Programming Mode. 2)40-CDIP package quartz len, change to square shape. 4.1 IPP : 100uA----> 10uA 4.2 Cancel Ceramic DIP package type 4.3 Cancel "Ultraviolet Erasable" wording in General Description To modify Package Information 4.4 To modify Package Information 4.5 1. To remove 10 x 14mm 40-TSOP package type. 2. To modify 40-PDIP package information Page Date 10/23/1996 6/13/1997 8/8/1997 MAR/01/2000 AUG/22/2001 NOV/19/2002 JAN/14/2003
P1,2,3,13,14 P1 P14~16 P14~16 P1,13,16 P14
P/N: PM0158
REV. 4.5, JAN. 14, 2003
16
MX27C2100/27C2048
MACRONIX INTERNATIONAL CO., LTD.
HEADQUARTERS:
TEL:+886-3-578-6688 FAX:+886-3-563-2888
EUROPE OFFICE:
TEL:+32-2-456-8020 FAX:+32-2-456-8021
JAPAN OFFICE:
TEL:+81-44-246-9100 FAX:+81-44-246-9105
SINGAPORE OFFICE:
TEL:+65-348-8385 FAX:+65-348-8096
TAIPEI OFFICE:
TEL:+886-2-2509-3300 FAX:+886-2-2509-2200
MACRONIX AMERICA, INC.
TEL:+1-408-453-8088 FAX:+1-408-453-8488
CHICAGO OFFICE:
TEL:+1-847-963-1900 FAX:+1-847-963-1909
http : //www.macronix.com
MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.


▲Up To Search▲   

 
Price & Availability of MX27C2100PC-90

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X